AMBA DMA Controller DMA-330 Technical Reference Manual: A.1. Clocks and resets

A.1. Clocks and resets

Table A.1 shows the clock and reset signals.

Table A.1. Clock and reset

Name	Type	Source/ destination	Description
aclk	Input	Clock source	AXI clock.
aresetn	Input	Reset source	DMAC active-LOW reset: 0 = apply DMAC reset 1 = do not apply DMAC reset.
pclken	Input	Clock generator	Clock enable signal that enables the APB interfaces to operate at either: the aclk frequency a divided integer multiple of aclk that is aligned to aclk. Note If you do not use pclken then you must tie it HIGH. This results in aclk clocking the APB interfaces.

Name

Type

Source/

destination

Description

aclk

Input

Clock source

AXI clock.

aresetn

Input

Reset source

DMAC active-LOW reset:

0 = apply DMAC reset

1 = do not apply DMAC reset.

pclken

Input

Clock generator

Clock enable signal that enables the APB interfaces to operate at either:

the aclk frequency
a divided integer multiple of aclk that is aligned to aclk.
Note
If you do not use pclken then you must tie it HIGH. This results in aclk clocking the APB interfaces.

Copyright © 2007, 2009 ARM Limited. All rights reserved.	ARM DDI 0424B
Non-Confidential
PDF version