Read Memory Barrier forces the DMA channel to wait until all of the executed DMALD instructions for that channel have been issued on the AXI interface and have completed. This enables write-after-read sequences to the same address location with no hazards.

Figure 4.12 shows the instruction encoding.

DMARMB