4.2.1. Integration Test Control Register

The itcrg Register characteristics are:

Purpose

Enables the integration test logic.

Usage constraints

Use this in integration test mode.

Configurations

Available in all configurations of the TZASC.

Attributes

See the register summary in Table 4.1.

Figure 4.1 shows the itcrg Register bit assignments.

Figure 4.1. itcrg Register bit assignments


Table 4.2 shows the itcrg Register bit assignments.

Table 4.2. itcrg Register bit assignments

Bits

Name

Function

[31:1]

-Undefined. Write as zero.

[0]

int_test_en

Controls the enabling of, or provides the status of, the integration test logic:

0 = integration test logic is disabled

1 = integration test logic is enabled.


Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B
Non-Confidential