3.2.8. Fail Address High Register

The fail_address_high Register characteristics are:


Returns the address, the upper 32-bits, of the first access that failed a region permission, after the interrupt was cleared.

Usage constraints

There are no usage constraints.


Only available when the TZASC has an AXI address width of greater than 32 bits.


See the register summary in Table 3.1.

Figure 3.8 shows the fail_address_high Register bit assignments.

Figure 3.8. fail_address_high Register bit assignments

Table 3.8 shows the fail_address_high Register bit assignments.

Table 3.8. fail_address_high Register bit assignments

[31:n+1] [a]-Reserved, SBZ
[n:0] [a]add_status_highReturns the address bits [AXI_ADDRESS_MSB:32] of the first access to fail a region permission check after the interrupt was cleared

[a] The value of n = AXI_ADDRESS_MSB-32.

Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B