Appendix B. Revisions

This appendix describes the technical changes between released issues of this book.

Table B.1. Differences between issue A and issue B

ChangeLocationAffects
Modified the block SMC and Flash memory

Figure 1.1

r0p0
Added Timing Closure options

Features of the TZASC

r0p0
Removed figures in Chapter 2 Functional Description

Chapter 2 Functional Description

r0p0
Added AXI slave interface attributes for Read acceptance capability, and Write acceptance capability

Table 2.1

r0p0
Modified the AXI master interface attribute values to show that issuing capabilities are configurable

Table 2.2

r0p0
Added a functional operation block diagram of TZASC

Figure 2.2

r0p0
Added an example to describe the configuration for subregion disable

Subregion disable

r0p0
Combined two sections because both the sections related to region security programming

Region security permissions

r0p0
Added an example for Memory map and the register programming

Table 2.5

r0p0
Removed Tracking Queue description from the bookFunctional operationr0p0
Renamed the PrimeCell Identification Register as Component Identification Register

Table 3.1, and Component Identification Registers

r0p0
Renamed the Region Attribute Size <n> Register as Region Attributes <n> Register

Table 3.1, and Region Attributes <n> Register

r0p0
Replaced the apb_clken signal with pclken

Table A.1

r0p0
Added a note about APB signals

APB signals

r0p0
Removed the table for Scan test Appendix A Signal Descriptionsr0p0

Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B
Non-Confidential