2.1.4. Clock and reset

This section describes:

Clock

All configurations of the TZASC use a single clock input, aclk. See Clock and reset signals.

Reset

The TZASC provides a single reset input, aresetn. See Clock and reset signals.

pclken

Clock enable signal that enables the APB slave interface to operate at either:

  • the aclk frequency

  • a divided integer multiple of aclk that is synchronous to aclk.

Note

If you do not use pclken, you must tie it HIGH. This results in the APB slave interface being clocked directly by aclk.

Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B
Non-Confidential