1.1. About the TZASC

The TZASC is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-Chip (SoC) peripheral. It is a high-performance, area-optimized address space controller with on-chip AMBA bus interfaces that conform to the AMBA Advanced eXtensible Interface (AXI) protocol and the AMBA Advanced Peripheral Bus (APB) protocol.

You can configure the TZASC to provide the optimum security address region control functions required for your intended application. See Features of the TZASC for a summary of the configurable features supported.

Figure 1.1 shows the interfaces that are available on the TZASC.

Figure 1.1. Interfaces on the TZASC

Figure 1.2 shows the TZASC in an example system.

Figure 1.2. Example system

The TZASC example system contains:

Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B