3.2.1. Configuration Register

The configuration Register characteristics are:


Provides information about the configuration of the TZASC.

Usage constraints

There are no usage constraints.


Available in all configurations of the TZASC.


See the register summary in Table 3.1.

Figure 3.2 shows the configuration Register bit assignments.

Figure 3.2. configuration Register bit assignments

Table 3.2 shows the configuration Register bit assignments.

Table 3.2. configuration Register bit assignments

[31:14]-Reserved, Should be Zero (SBZ).

Returns the width of the AXI address bus. Read as:

b000000-b011110 = reserved

b011111 = 32-bit

b100000 = 33-bit

b100001 = 34-bit




b111110 = 63-bit

b111111 = 64-bit.

[7:4]-Reserved, SBZ.

Returns the number of regions that the TZASC provides:

b0000 = reserved

b0001 = 2 regions

b0010 = 3 regions

b0011 = 4 regions




b1111 = 16 regions.

Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B