3.2. Register descriptions

This section describes the registers that the TZASC provides. Table 3.1 lists the registers.

Table 3.1. Register summary

Offset

NameType

Reset

WidthDescription
0x000configurationRO

- [a]

32Configuration Register
0x004actionRW

0x0000 0001

32Action Register
0x008lockdown_rangeRW [b]

0x0000 0000

32Lockdown Range Register
0x00Clockdown_select RW [c]

0x0000 0000

32Lockdown Select Register
0x010int_statusRO

0x0000 0000

2Interrupt Status Register
0x014int_clearWO

0x0000 0000

32Interrupt Clear Register
0x018 - 0x01C----Reserved
0x020fail_address_lowRO0x0000 000032Fail Address Low Register
0x024fail_address_highRO0x0000 000032Fail Address High Register
0x028fail_controlRO0x0000 000032Fail Control Register
0x02Cfail_idRO0x0000 0000-[d]Fail ID Register
0x030speculation_controlRW [b]0x0000 000032Speculation Control Register
0x034security_inversion_enRW [b]0x0000 000032Security Inversion Enable Register
0x038 - 0x0FC----Reserved
0x100region_setup_low_0RW [e]0x0000 000032Region Setup Low <n> Register
0x110region_setup_low_1
0x120region_setup_low_2 [f]

.

.

.

0x1F0

.

.

.

region_setup_low_15 [f]

0x104region_setup_high_0RW [e]0x0000 000032Region Setup High <n> Register
0x114region_setup_high_1
0x124region_setup_high_2 [f]

.

.

.

0x1F4

.

.

.

region_setup_high_15 [f]

0x108region_attributes_0RW 0xc000 000032Region Attributes <n> Register
0x118region_attributes_10x0000 001c
0x128region_attributes_2 [f]

.

.

.

0x1F8

.

.

.

region_attributes_15 [f]

0x1nC [g]----Reserved
0x200 - 0xDFC----Reserved

0xE00

0xE04

0xE08

itcrg

itip

itop

See Chapter 4 Programmers Model for Test for information about these registers
0xE0C - 0xEFC----Reserved
0xFD0periph_id_4RO0x000000048Peripheral Identification Registers
0xFE0 - 0xFECperiph_id_[3:0]RO0x000BB380 [h]8
0xFF0 - 0xFFCcomponent_id_[3:0]RO0xB105F00D8Component Identification Registers

[a] The reset value depends on the configuration of the TZASC.

[b] Access type can become RO depending on secure_boot_lock and the value of the lockdown_select Register. See Lockdown Select Register.

[c] Access type becomes RO if secure_boot_lock goes HIGH.

[d] Dependant on configuration, range from 31-0.

[e] Access type is RW for all regions, except region 0 is RO.

[f] The configuration of the TZASC controls the number of regions, and therefore, the region_<…>_2 to region_<…>_15 registers that are available.

[g] For values of n from 0x0 to 0xF inclusive.

[h] The reset value depends on the revision of the TZASC. See Peripheral Identification Register 2.


Copyright © 2008, 2010 ARM Limited. All rights reserved.ARM DDI 0431B
Non-Confidential