Cortex-A5 Technical Reference Manual: 9.6.1. Processor ID Registers

The Processor ID Registers are read-only registers that return the same values as the corresponding CP15 ID Code Register and Feature ID Register.

Table 9.16 shows the offset value, register number, mnemonic, and description that are associated with each Processor ID Register.

Table 9.16. Processor Identifier Registers

Offset (hex)	Register number	Access	Mnemonic	Reset value	Description
`0xD00`	832	RO	MIDR	`0x410FC051`	Main ID Register
`0xD04`	833	RO	CTR	`0x83338003`	Cache Type Register
`0xD08`	834	RAZ	-	-	-
`0xD0C`	835	RO	TLBTR	`0x00000000`	TLB Type Register
`0xD10`	836	-	-	-	Reserved
`0XD14`	837	RO	MPIDR	-	Multiprocessor Affinity Register
`0xD18`-`0xD1C`	838-839	RO	-	`0x410FC051`	Alias of MIDR
`0xD20`	840	RO	ID_PFR0	`0x00001231`	Processor Feature Register 0
`0xD24`	841	RO	ID_PFR1	`0x00000011`	Processor Feature Register 1
`0xD28`	842	RO	ID_DFR0	`0x02010444`	Debug Feature Register 0
`0xD2C`	843	RAZ	ID_AFR0	-	Auxiliary Feature Register 0
`0xD30`	844	RO	ID_MMFR0	`0x00100103`	Memory Model Feature Register 0
`0xD34`	845	RO	ID_MMFR1	`0x40000000`	Memory Model Feature Register 1
`0xD38`	846	RO	ID_MMFR2	`0x01230000`	Memory Model Feature Register 2
`0xD3C`	847	RO	ID_MMFR3	`0x00102211`	Memory Model Feature Register 3
`0xD40`	848	RO	ID_ISAR0	`0x00101111`	Instruction Set Attribute Register 0
`0xD44`	849	RO	ID_ISAR1	`0x13112111`	Instruction Set Attribute Register 1
`0xD48`	850	RO	ID_ISAR2	`0x21232041`	Instruction Set Attribute Register 2
`0xD4C`	851	RO	ID_ISAR3	`0x11112131`	Instruction Set Attribute Register 3
`0xD50`	852	RO	ID_ISAR4	`0x00011142`	Instruction Set Attribute Register 4
`0xD54`	853	RAZ	ID_ISAR5	-	Instruction Set Attribute Register 5

Copyright © 2009, 2010 ARM. All rights reserved.	ARM DDI 0433B
Non-Confidential	ID101810
PDF version