Cortex-A5 Technical Reference ManualRevision: r0p1
Home > Debug > Debug register descriptions > Breakpoint Value Registers

9.5.9. Breakpoint Value Registers

The DBGBVR characteristics are:

Purpose

Contains the breakpoint value that corresponds to either an instruction address or a context ID. Breakpoints can be set on:

  • an instruction address

  • a context ID value

  • an instruction address and context ID pair.

For an instruction address and context ID pair, two BRPs must be linked. A debug event is generated when both the instruction address and the context ID pair match at the same time.

Usage constraints

There are no usage constraints.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 9.1.

Each DBGBVR is associated with a Breakpoint Control Register (DBGBCR), as follows:

A pair of breakpoint registers, DBGBVRn and DBGBCRn, is called a Breakpoint Register Pair (BRPn).

Table 9.6 shows the DBGBVRs and corresponding DBGBCRs.

Table 9.6. DBGBVRs and corresponding DBGBCRs

Breakpoint Value RegistersBreakpoint Control Registers
RegisterRegister numberOffsetRegisterRegister numberOffset
DBGBVR0640x100DBGBCR0800x140
DBGBVR1650x104DBGBCR1810x144
DBGBVR2660x108DBGBCR2820x148

Table 9.7 shows the DBGBVR bit assignments.

Table 9.7. DBGBVR bit assignments

BitsNameDescription

[31:0]

-

Breakpoint value. The reset value is Unpredictable.


Note

  • Only BRP2 supports context ID comparison.

  • DBGBVR0[1:0] and DBGBVR1[1:0] are SBZP on writes and RAZ on reads because these registers do not support context ID comparisons.

  • The context ID value for DBGBVR2 to match with is given by the contents of the CP15 Context ID Register. See Chapter 4 System Control for information on the Context ID Register.

Copyright © 2009, 2010 ARM. All rights reserved.ARM DDI 0433B
Non-ConfidentialID101810
PDF file icon  PDF version
Home > Debug > Debug register descriptions > Breakpoint Value Registers