Cortex-A5 MPCore Technical Reference ManualRevision: r0p1
Home > System Control > Register descriptions > TCM Type Register

4.3.3. TCM Type Register

The Cortex-A5 MPCore processor does not implement instruction or data Tightly Coupled Memory (TCM), so this register always Reads-As-Zero (RAZ).

Copyright © 2010 ARM. All rights reserved.ARM DDI 0434B
Non-ConfidentialID101810
PDF file icon  PDF version
Home > System Control > Register descriptions > TCM Type Register