CoreSight ETM-A5 Technical Reference ManualRevision: r0p0
Home > Programmers Model > Register descriptions > Power-Down Status Register

3.5.7. Power-Down Status Register

The ETMPDSR characteristics are:

Purpose

Indicates the power-down status of the ETM.

Usage constraints

There are no usage constraints.

Configurations

Always available.

Attributes

See the register summary in Table 3.1 and Table 3.3.

Figure 3.7 shows the ETMPDSR bit assignments.

Figure 3.7. ETMPDSR bit assignments


Table 3.15 shows the ETMPDSR bit assignments.

Table 3.15. ETMPDSR bit assignments

BitsValueDescription
[31:6]0Reserved, RAZ
[5]LKOS lock status. ETM-A5 does not implement the OS lock mechanism, so this bit is RAZ.
[4:2]0Reserved, RAZ
[1]0

Sticky Register State. ETM-A5 does not support multiple power domains so this bit is RAZ.

[0]1

ETM powered up. The ETM Trace registers are accessible. ETM-A5 does not support multiple power domains so this bit is RAO.


Copyright © 2009 ARM. All rights reserved.ARM DDI 0435A
Non-Confidential
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > Power-Down Status Register