CoreSight ETM-A5 Technical Reference ManualRevision: r0p0
Home > Programmers Model > Register descriptions > ETM ID Register 2

3.5.9. ETM ID Register 2

The ETMIDR2 characteristics are:

Purpose

Provides an extension to the ETM ID register, ETMIDR.

Usage constraints

There are no usage constraints.

Configurations

Always available.

Attributes

See the register summary in Table 3.1 and Table 3.3.

Figure 3.9 shows the ETMIDR2 bit assignments.

Figure 3.9. ETMIDR2 bit assignments


Table 3.17 shows the ETMIDR2 bit assignments.

Table 3.17. ETMIDR2 bit assignments

Bits

Value

Description

[31:2]-Reserved, RAZ.
[1]1

Identifies the order of transfers for a SWP or SWPB instruction:

This bit is 1, indicating that the Store transfer is traced before the Load transfer.

[0]1

Identifies the order of transfers for the RFE instruction:

This bit is 1, indicating that the CPSR transfer is traced before the PC transfer.


Copyright © 2009 ARM. All rights reserved.ARM DDI 0435A
Non-Confidential
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > ETM ID Register 2