The ETM-A5 provides the DFTSE and DFTRSTDISABLE inputs for testing the implemented device. See the CoreSight ETM-A5 Integration Manual.

See also Integration Test Registers for information about the integration test registers provided for testing the ETM-A5 implementation in the SoC.