| |||
| Home > Programmers Model > Register descriptions > Configuration Code Register | |||
The ETMCCR characteristics are:
Indicates the configuration of the ETM.
There are no usage constraints.
Always available.
Figure 3.2 shows the ETMCCR bit assignments.
Table 3.10 shows the ETMCCR bit assignments.
Table 3.10. ETMCCR bit assignments
| Bits | Value | Description |
|---|---|---|
| [31] | 1 | ETMIDR present. |
| [30:28] | b000 | Reserved. Read-As-Zero (RAZ). |
| [27] | 1 | Software access is supported. |
| [26] | 1 | Trace start/stop block is present. |
| [25:24] | b01 | Number of Context ID comparators. |
| [23] | 0 | FIFOFULL logic absent. |
| [22] | 0 | Reserved, Read-As-Zero. The Embedded Trace Macrocell Architecture Specification defines this as the most significant bit of the Number of external outputs field, see the description of bits [21:20]. |
| [21:20] | - | Number of external outputs. Determined by the MAXEXTOUT[1:0] inputs. The value of these bits is the minimum of MAXEXTOUT[1:0] and 2, because ETM-A5 supports a maximum of 2 external outputs. |
| [19:17] | - | Number of external inputs. Determined by the MAXEXTIN[2:0] inputs. The value of these bits is the minimum of MAXEXTIN[2:0] and 4, because ETM-A5 supports a maximum of 4 external inputs. |
| [16] | 1 | The sequencer is present. |
| [15:13] | 2 | Number of counters. |
| [12:8] | 0 | Number of memory map decoders. |
| [7:4] | 2 | Number of data comparators. |
| [3:0] | 4 | Number of pairs of address comparators. |