CoreSight ETM-A5 Technical Reference ManualRevision: r0p2
Home > Programmers Model > Register descriptions > ASIC Control Register

3.5.3. ASIC Control Register

The ETMASICCR characteristics are:

Purpose

Controls the ASICCTL[7:0] signal.

Usage constraints

There are no usage constraints.

Configurations

Always available.

Attributes

See the register summary in Table 3.1 and Table 3.3.

Figure 3.3 shows the ETMASICCR bit assignments.

Figure 3.3. ETMASICCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.11 shows the ETMASICCR bit assignments.

Table 3.11. ETMASICCR bit assignments

BitsDescription
[31:8]Reserved.
[7:0]

ASICCTL[7:0]:

when a bit in this field is set to 0 the corresponding bit of ASICCTL[7:0] is LOW

when a bit in this field is set to 1 the corresponding bit of ASICCTL[7:0] is HIGH.


Copyright © 2009, 2010 ARM. All rights reserved.ARM DDI 0435C
Non-ConfidentialID101810
PDF file icon  PDF version
Home > Programmers Model > Register descriptions > ASIC Control Register