| |||
| Home > System Control > Register descriptions > Processor Feature Register 1 | |||
The ID_PFR1 characteristics are:
Provides information about the programmers model and Security Extensions support.
The ID_PFR1 is:
a read-only register
Common to the Secure and Non-secure states
only accessible from PL1 or higher.
Available in all configurations.
See the register summary in Table 4.2.
Figure 4.7 shows the ID_PFR1 bit assignments.
Table 4.35 shows the ID_PFR1 bit assignments.
Table 4.35. ID_PFR1 bit assignments
| Bits | Name | Function |
|---|---|---|
| [31:20] | - | Reserved, RAZ. |
| [19:16] | Generic Timer | Indicates support for Generic Timer Extension:
|
| [15:12] | Virtualization Extensions | Indicates support for Virtualization Extensions:
|
| [11:8] | M profile programmers model | Indicates support for microcontroller programmers model:
|
| [7:4] | Security Extensions | Indicates support for Security Extensions.
This includes support for Monitor mode and the
|
| [3:0] | Programmers model | Indicates support for the standard programmers model for ARMv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined and System modes:
|
To access the ID_PFR1, read the CP15 register with:
MRC p15, 0, <Rt>, c0, c1, 1 ; Read Processor Feature Register 1