Cortex-A15 Technical Reference ManualRevision: r2p0
Home > System Control > Register descriptions > Virtualization Processor ID Register

4.3.25. Virtualization Processor ID Register

The VPIDR characteristics are:

Purpose

Holds the value of the Virtualization Processor ID. A Non-secure read of the MIDR from PL1 returns the value of this register.

Usage constraints

The VPIDR is:

  • a read/write register

  • only accessible from Hyp mode or from Monitor mode when SCR.NS is 1.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.2.

Figure 4.21 shows the VPIDR bit assignments.

Figure 4.21. VPIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.50 shows the VPIDR bit assignments.

Table 4.50. VPIDR bit assignments

BitsNameFunction
[31:0]VPIDR

MIDR value returned by Non-secure PL1 reads of the MIDR. For information on the subdivision of this value, see Main ID Register.


To access the VPIDR, read or write the CP15 register with:

MRC p15, 4, <Rt>, c0, c0, 0; Read Virtualization Processor ID Register

MCR p15, 4, <Rt>, c0, c0, 0; Write Virtualization Processor ID Register
Copyright © 2011 ARM. All rights reserved.ARM DDI 0438C
Non-ConfidentialID102211
PDF file icon  PDF version
Home > System Control > Register descriptions > Virtualization Processor ID Register