Cortex-A15 Technical Reference ManualRevision: r2p0
Home > Program Trace Macrocell > Register descriptions > TraceEnable Start/Stop Control Register

12.7.4. TraceEnable Start/Stop Control Register

The ETMSSCR characteristics are:

Purpose

Specifies the single address comparators that hold the trace start and stop addresses.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM configurations.

Attributes

See the register summary in Table 12.4.

Figure 12.5 shows the ETMTSSCR bit assignments.

Figure 12.5. ETMSSCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.8 shows the ETMTSSCR bit assignments.

Table 12.8. ETMSSCR bit assignments

BitsNameFunction
[31:24]-Reserved
[23:16]Stop addresses

When a bit is set to 1, it selects a single address comparator (8-1) as a stop address for the TraceEnable Start/Stop block. For example, if you set bit [16] to 1 it selects single address comparator 1 as a stop address.

[15:8]-

Reserved.

[7:0]Start addresses

When a bit is set to 1, it selects a single address comparator (8-1) as a start address for the TraceEnable Start/Stop block. For example, if you set bit [0] to 1 it selects single address comparator 1 as a start address.


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438C
Non-ConfidentialID102211
PDF file icon  PDF version
Home > Program Trace Macrocell > Register descriptions > TraceEnable Start/Stop Control Register