This is the main clock of the Cortex-A15 processor. All processors, the shared L2 memory system logic, the GIC, and the Generic Timer are clocked with a distributed version of CLK.

This is the APB clock that controls the Debug APB, CTI and CTM logic in the PCLKDBG domain. PCLKDBG is asynchronous to CLK.

The AXI master interface is a synchronous AXI interface that can operate at any integer multiple that is equal to or slower than the main processor clock, CLK, using the ACLKENM signal. For example, you can set the CLK to ACLKM frequency ratio to 1:1, 2:1, or 3:1, where ACLKM is the AXI master clock. ACLKENM asserts one CLK cycle prior to the rising edge of ACLKM. Software can change the CLK to ACLKM frequency ratio dynamically using ACLKENM.

Figure 2.2 shows a timing example of ACLKENM that changes the CLK to ACLKM frequency ratio from 3:1 to 1:1.

ACP is a synchronous AXI slave interface that can operate at any integer multiple that is equal to or slower than the main processor clock, CLK, using the ACLKENS signal. For example, the CLK to ACLKS frequency ratio can be 1:1, 2:1, or 3:1, where ACLKS is the AXI slave clock. ACLKENS asserts one CLK cycle before the rising edge of ACLKS. The CLK to ACLKS frequency ratio can be changed dynamically using ACLKENS.

Figure 2.3 shows a timing example of ACLKENS that changes the CLK to ACLKS frequency ratio from 3:1 to 1:1.

The Debug APB interface is an asynchronous interface that can operate at any integer multiple that is equal to or slower than the APB clock, PCLKDBG, using the PCLKENDBG signal. For example, the PCLKDBG to internal PCLKDBG frequency ratio can be 1:1, 2:1, or 3:1. PCLKENDBG asserts one PCLKDBG cycle before the rising edge of the internal PCLKDBG. The PCLKDBG to internal PCLKDBG frequency ratio can be changed dynamically using PCLKENDBG.

Figure 2.4 shows a timing example of PCLKENDBG that changes the PCLKDBG to internal PCLKDBG frequency ratio from 2:1 to 1:1.

The ATB interface is a synchronous interface that can operate at any integer multiple that is slower than the main processor clock, CLK, using the ATCLKEN signal. For example, the CLK to ATCLK frequency ratio can be 2:1, 3:1, or 4:1, where ATCLK is the ATB bus clock. ATCLKEN asserts three CLK cycles before the rising edge of ATCLK. Three CLK cycles are required to permit propagation delay from the ATCLKEN input to the processor. The CLK to ATCLK frequency ratio can be changed dynamically using ATCLKEN.

Figure 2.5 shows a timing example of ATCLKEN where the CLK to ATCLK frequency ratio is 2:1.

This is the synchronous clock enable signal for the GIC. The GIC can operate at any integer multiple that is slower than the main processor clock, CLK, using the PERIPHCLKEN signal. For example, the CLK to internal GIC clock frequency ratio can be 2:1 or 3:1. PERIPHCLKEN asserts one CLK cycle prior to the rising edge of the internal IC clock. The CLK to internal IC clock frequency ratio can be changed dynamically using PERIPHCLKEN.

Figure 2.6 shows a timing example of PERIPHCLKEN where the CLK to internal GIC frequency ratio is 2:1.

This is the main clock enable for all internal clocks in the Cortex-A15 processor that are derived from CLK. The CLKEN signal must be asserted at least one cycle before applying CLK to the processor. When all the processors and L2 are in WFI mode, you can place the processor in a low power state using the CLKEN input. This disables all internal clocks, excluding the asynchronous Debug APB PCLKDBG domain. See L2 Wait for Interrupt.