A.13. PMU signals

Table A.31 shows the performance monitoring signals. In this table, the value of N is one less than the number of processors and the value x represents processor 0, 1, 2, or 3 in your design.

Table A.31. Performance monitoring signals

SignalTypeDescription
nPMUIRQ[N:0]OutputPMU interrupt signal
PMUEVENTx[24:0]Output

PMU event bus


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011