7.5.4. Distributed virtual memory transactions

In a system where the Cortex-A15 processor can receive a Distributed Virtual Memory (DVM) synchronization message over the AXI master snoop address channel, BRESP for any write transaction must not be asserted to the processor until all AXI masters that might have initiated the DVM synchronization request observe the transaction.

Note

The Cortex-A15 processor does not support a multi-part DVM hint message.

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011