A.10.1. APB interface signals

Table A.25 shows the APB interface signals.

Table A.25. APB interface signals

SignalTypeDescription
nPRESETDBGInput

Active-LOW APB reset input:

0

Reset APB.

1

Do not reset APB.

PCLKDBGInput

APB clock.

PCLKENDBGInput

APB clock enable.

PADDRDBG[16:2]Input

APB address bus bits [16:2].

PADDRDBG31Input

APB address bus bit [31]:

0

Not an external debugger access.

1

External debugger access.

PENABLEDBGInput

Indicates the second and subsequent cycles of an APB transfer.

PRDATADBG[31:0]Output

APB read data bus.

PREADYDBGOutput

APB slave ready. An APB slave can assert PREADYDBG to extend a transfer by inserting wait states.

PSELDBGInput

Debug registers select:

0

Debug registers not selected.

1

Debug registers selected.

PSLVERRDBGOutput

APB slave transfer error:

0

No transfer error.

1

Transfer error.

PWDATADBG[31:0]Input

APB write data bus.

PWRITEDBGInput

APB read or write signal:

0

Reads from APB.

1

Writes to APB.


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011