7.5.1. L2 memory interface attributes

Table 7.4 shows the L2 memory interface attributes for the Cortex-A15 processor. The table lists the maximum possible values for the read and write issuing capabilities.

Table 7.4. L2 memory interface attributes

Write issuing capability16

16 outstanding writes supported that can be evictions, single writes, or write bursts of any memory type.

Read issuing capability11

11 outstanding reads supported that can be linefills, single reads, or read bursts of any memory type.

Combined issuing capability27-

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D