6.3.5. Parity error handling

The instruction cache implements one parity bit per 16-bits of instruction data. The instruction cache tag array is also protected by one parity bit per tag entry. Parity errors invalidate the offending cache line, and force a refetch from the L2 cache on the next access. No aborts are generated on parity errors that occur within the instruction cache. The location of a parity error is reported in the CPU Memory Error Syndrome Register, see CPU Memory Error Syndrome Register. Because the data cache shares this register, there is no guarantee that this register contains the location of the last instruction side parity error.

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011