7.2.2. Strictly-enforced inclusion property with L1 data caches

The L2 memory system requires support for inclusion between the L1 data caches and the L2 cache. A line that resides in any of the L1 data caches must also reside in the L2 cache. This approach has the following benefits:

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011