8.2.4. Interrupt priority levels

The Cortex-A15 processor implements a 5-bit version of the interrupt priority field for 32 interrupt priority levels in Secure state.

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011