5.7. External aborts

External memory errors are defined as those that occur in the memory system rather than those that are detected by the MMU. External memory errors are extremely rare. External errors are caused by errors flagged by the AXI interfaces or generated because of an uncorrected ECC error in the L1 data cache or L2 cache arrays when the request is external to the Cortex-A15 processor. You can configure external aborts to trap to the monitor mode by setting the EA bit in the Secure Configuration Register to 1. See Secure Configuration Register for more information.

This section describes external aborts in:

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011