12.7.11. Power Down Control Register

The ETMPDCR characteristics are:

Purpose

Controls power down of the PTM.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM configurations that have full support for trace over power down.

Attributes

See the register summary in Table 12.4.

Figure 12.11 shows the ETMPDCR bit assignments.

Figure 12.11. ETMPDCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.14 shows the ETMPDCR bit assignments.

Table 12.14. ETMPDCR bit assignments

BitsNameFunction
[31:4]-

Reserved.

[3]Power up request

Core power up request bit. This bit enables a request to the power controller to power up the core, enabling access to the trace registers in the core power domain:

0 = DBGPWRUPREQ is LOW. This is the reset value.

1 = DBGPWRUPREQ is HIGH.

[2:0]-

Reserved.


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011