12.7.8. Configuration Code Extension Register

The ETMCCER characteristics are:

Purpose

Holds the PTM configuration information additional to that in the ETMCCR. See Configuration Code Register.

Usage constraints

Software uses this register with the ETMCCR.

Configurations

Available in all PTM configurations.

Attributes

See the register summary in Table 12.4.

Figure 12.8 shows the ETMCCER bit assignments.

Figure 12.8. ETMCCER bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.11 shows the ETMCCER bit assignments.

Table 12.11. ETMCCER bit assignments

BitsNameFunction
[31:30]-

SBZP.

[29]Timestamp size

The timestamp size is 64 bits. For the Cortex-A15 processor, this value is 1.

[28]Timestamp encoding

Specifies that timestamp is encoded as a natural binary number. For the Cortex-A15 processor, this value is 1.

[27]Reduced function counter

Specifies that all counters are implemented as full function counters. For the Cortex-A15 processor, this value is 0.

[26]Virtualization Extensions implemented

Specifies that Virtualization Extensions are implemented. For the Cortex-A15 processor, this value is 1.

[25]Generate timestamp for DMB and DSB operations

Timestamps are not generated for DMB and DSB operations. For the Cortex-A15 processor, this value is 0.

[24]DMB and DSB are waypointsDMB and DSB instructions are not treated as waypoints. For the Cortex-A15 processor, this value is 0.
[23]Return stack implemented

Specifies that return stack is implemented. For the Cortex-A15 processor, this value is 1.

[22]Timestamping implemented

Specifies that timestamping is implemented. For the Cortex-A15 processor, this value is 1.

[21:16]-

RAZ.

[15:13]Number of instrumentation resources

Specifies the number of instrumentation resources. For the Cortex-A15 processor, this value is 0.

[12]-

RAO.

[11]All registers readable

Indicates that all registers, except some Integration Test Registers, are readable. Registers with names that start with IT are the Integration Test Registers, for example ITATBCTR1.

[10:3]Extended External input bus size

Specifies the size of the extended external input bus of 88.

[2:0]Number of extended external input selectors

Specifies the number of extended external input selectors:

b010

Two selectors.


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011