4.2.14. c15 registers

Table 4.14 shows the 32-bit wide CP15 system control registers when CRn is c15.

Table 4.14. c15 register summary

Op1CRmOp2NameResetDescription
0c00IL1Data0UNK

Instruction L1 Data n Register

  1IL1Data1UNK

Instruction L1 Data n Register

  2IL1Data2UNK

Instruction L1 Data n Register

 c10DL1Data0UNK

Data L1 Data n Register

  1DL1Data1UNKData L1 Data n Register
  2DL1Data2UNK

Data L1 Data n Register

  3DL1Data3UNKData L1 Data n Register
 c40RAMINDEXUNK

RAM Index Register

1c00L2ACTLR0x00000000

L2 Auxiliary Control Register

  3L2PFR0x000009B0

L2 Prefetch Control Register

4c00CBAR-[a]

Configuration Base Address Register

[a] The reset value depends on the primary input, PERIPHBASE[39:15].


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011