12.7. Register descriptions

This section describes the implementation-specific PTM registers in the Cortex-A15 processor. Table 12.4 provides cross references to individual registers.

The CoreSight Program Flow Trace Architecture Specification describes the other PTM registers.

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011