3.3. Jazelle Extension

The Cortex-A15 processor provides a trivial implementation of the Jazelle Extension. This means that the processor does not accelerate the execution of any bytecodes.

In the trivial implementation of the Jazelle Extension:

See the ARM Architecture Reference Manual for more information.

This section describes Jazelle Extension in:

Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011