12.7.2. Configuration Code Register

The ETMCCR characteristics are:

Purpose

Enables software to read the implementation-defined configuration of the PTM, giving the number of each type of resource. Where a value indicates the number of instances of a particular resource, zero indicates that there are no implemented resources of that resource type.

Usage constraints

There are no usage constraints.

Configurations

Available in all PTM configurations.

Attributes

See the register summary in Table 12.4.

Figure 12.3 shows the ETMCCR bit assignments.

Figure 12.3. ETMCCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 12.6 shows the ETMCCR bit assignments.

Table 12.6. ETMCCR bit assignments

BitsNameFunction
[31]ID Register present

ID Register:

1

ID Register is present. See ETM ID Register for more information.

[30:28]-

RAZ.

[27]Software access supported

Software access support:

1

The Cortex-A15 processor supports software access.

[26]Trace start/stop block present

Trace start/stop block:

1

The trace start/stop block is present.

[25:24]Number of Context ID comparators

Number of Context ID comparators. For the Cortex-A15 processor, this value is 1.

[23]FIFOFULL logic present

Indicates that it is not possible to stall the processor to prevent FIFO overflow. For the Cortex-A15 processor, this value is 0.

[22:20]Number of external outputs

Specifies the number of external outputs. For the Cortex-A15 processor, this value is 2.

[19:17]Number of external inputs

Specifies the number of external inputs. For the Cortex-A15 processor, this value is 4.

[16]Sequencer present

Sequencer:

1

The sequencer is present.

[15:13]Number of counters

Specifies the number of counters. For the Cortex-A15 processor, this is 2.

[12:4]-

SBZP.

[3:0]Number of address comparator pairs

Specifies the number of address comparator pairs. For the Cortex-A15 processor, this is 4.


Copyright © 2011 ARM. All rights reserved.ARM DDI 0438D
Non-ConfidentialID122011