Cortex-A15 MPCore Technical Reference ManualRevision: r3p0
Home > System Control > Register descriptions > Non-Secure Access Control Register

4.3.31. Non-Secure Access Control Register

The NSACR characteristics are:

Purpose

Defines the Non-secure access permission to coprocessors CP0 to CP13.

Usage constraints

The NSACR is:

  • a Restricted access register that exists only in the Secure state but can be read from the Non-secure state

  • only accessible from PL1 or higher, with access rights that depend on the mode and security state:

    • read/write in Secure PL1 modes

    • read-only in Non-secure PL1 and PL2 modes.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 4.3.

Figure 4.27 shows the NSACR bit assignments.

Figure 4.27. NSACR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 4.56 shows the NSACR bit assignments.

Table 4.56. NSACR bit assignments

BitsNameFunction
[31:20]-

Reserved, UNK/SBZP.

[19]-

Reserved, RAZ/WI.

[18]NS_SMP

Determines if the SMP bit of the Auxiliary Control Register, see Auxiliary Control Register, is writable in Non-secure state:

0

A write to ACTLR in Non-secure state is ignored. This is the reset value.

1

A write to ACTLR in Non-secure state can modify the value of the SMP bit. Other bits in the ACTLR are write-ignored.

[17]NS_L2ERR

Determines if the L2 internal asynchronous error and AXI asynchronous error bits of the L2 Extended Control Register, see L2 Extended Control Register, are writable in Non-secure state:

0

A write to L2ECTLR in Non-secure state is ignored. This is the reset value.

1

A write to L2ECTLR in Non-secure state can modify the value of the L2 internal asynchronous error and AXI asynchronous error bits. Other bits in the L2ECTLR are write-ignored.

[16]-

Reserved.

[15]NSASEDIS

Disable Non-secure Advanced SIMD functionality:

0

This bit has no effect on the ability to write to CPACR.ASEDIS. This is the reset value.

1

When executing in Non-secure state, CPACR.ASEDIS is RAO/WI.

If VFP is implemented and NEON is not implemented, this bit is RAO/WI.

If VFP and NEON are not implemented, this bit is UNK/SBZP.

[14:12]-

Reserved, RAZ/WI.

[11]cp11

Non-secure access to coprocessor 11 enable:

0

Secure access only. Any attempt to access coprocessor 11 in Non-secure state results in an Undefined Instruction exception. If the processor is in Non-secure state, the corresponding bits in the CPACR ignore writes and read as 0b00, access denied. This is the reset value.

1

Secure or Non-secure access.

If VFP and NEON are not implemented, this bit is RAZ/WI.

[10]cp10

Non-secure access to coprocessor 10 enable:

0

Secure access only. Any attempt to access coprocessor 10 in Non-secure state results in an Undefined Instruction exception. If the processor is in Non-secure state, the corresponding bits in the CPACR ignore writes and read as 0b00, access denied. This is the reset value.

1

Secure or Non-secure access.

If VFP and NEON are not implemented, this bit is RAZ/WI.

[9:0]-

Reserved, RAZ/WI.


Note

If the values of the cp11 and cp10 fields are not the same, the behavior is unpredictable.

To access the NSACR, read or write the CP15 register with:

MRC p15, 0, <Rt>, c1, c1, 2 ; Read Non-Secure Access Control Register data

MCR p15, 0, <Rt>, c1, c1, 2 ; Write Non-Secure Access Control Register data
Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438E
Non-ConfidentialID040512
PDF file icon  PDF version
Home > System Control > Register descriptions > Non-Secure Access Control Register