6.3.3. Fill buffers

The instruction cache is fed by dual fill buffers that hold instructions returned from the L2 cache on a linefill operation, or instructions from non-cacheable regions. The fill buffers are non-blocking. An instruction cache hit can bypass an in-progress cache miss, even before the critical word is returned.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412