1.7.2. Design flow

The Cortex-A15 MPCore processor is delivered as synthesizable RTL. Before the processor can be used in a product, it must go through the following process:


The implementer configures and synthesizes the RTL to produce a hard macrocell. This might include integrating the cache RAMs into the design.


The integrator connects the configured design into a SoC. This includes connecting it to a memory system and peripherals.


This is the last process. The system programmer develops the SoC:

  • Software required to configure the Cortex-A15 MPCore processor.

  • Software required to initialize the Cortex-A15 MPCore processor.

  • Application software and the SoC tests.

Each process:

The operation of the final device depends on:

Build configuration

The implementer chooses the options that affect how the RTL source files are pre-processed. These options usually include or exclude logic that can affect one or more of the area, maximum frequency, and features of the resulting macrocell.

Configuration inputs

The integrator configures some features of the Cortex-A15 MPCore processor by tying inputs to specific values. These configurations affect the start-up behavior before any software configuration is made. They can also limit the options available to the software.

Software configuration

The programmer configures the Cortex-A15 MPCore processor by programming particular values into registers. This affects the behavior of the Cortex-A15 MPCore processor.


This manual refers to implementation-defined features that apply to build configuration options. Reference to a feature that is included means that the appropriate build and pin configuration options have been selected. Reference to an enabled feature means that the feature has also been configured by software.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G