8.3.5. Virtual interface control register summary

The virtual interface control registers are management registers. Configuration software on the Cortex-A15 MPCore processor must ensure they are accessible only by a hypervisor, or similar software.

Table 8.12 shows the register map for the virtual interface control registers. The offsets in this table are relative to the virtual interface control registers block base address as shown in Table 8.1.

All the registers in Table 8.12 are word-accessible. Registers not described in this table are RAZ/WI.

Table 8.12. Virtual interface control register summary

OffsetNameTypeResetDescription
0x000GICH_HCRRW0x00000000Hypervisor Control Register, see ARM Generic Interrupt Controller Architecture Specification
0x004GICH_VTRRO0x90000003VGIC Type Register
0x008GICH_VMCRRW0x004C0000

Virtual Machine Control Register, see ARM Generic Interrupt Controller Architecture Specification

0x010GICH_MISRRO0x00000000

Maintenance Interrupt Status Register, see ARM Generic Interrupt Controller Architecture Specification

0x020GICH_EISR0RO0x00000000

End of Interrupt Status Registers, see ARM Generic Interrupt Controller Architecture Specification

0x030GICH_ELSR0RO0x0000000F

Empty List Register Status Registers, see ARM Generic Interrupt Controller Architecture Specification

0x0F0GICH_APRRW0x00000000Active Priorities Register, see ARM Generic Interrupt Controller Architecture Specification
0x100GICH_LR0RW0x00000000List Register 0, see ARM Generic Interrupt Controller Architecture Specification
0x104GICH_LR1RW0x00000000List Register 1, see ARM Generic Interrupt Controller Architecture Specification
0x108GICH_LR2RW0x00000000List Register 2, see ARM Generic Interrupt Controller Architecture Specification
0x10CGICH_LR3RW0x00000000List Register 3, see ARM Generic Interrupt Controller Architecture Specification

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412