7.2.4. Error Correction Code

The L2 cache can be configured to support ECC. Some memories within the L2 memory system support ECC when configured. For core instruction and data accesses resulting in an L2 cache hit, where a single-bit error is detected on the data array, the L2 memory system supports in-line ECC correction. Uncorrected data is forwarded to the requesting unit, and in parallel, the ECC circuitry checks for accuracy. If a single-bit error is detected, any uncorrected data returned within two cycles before the error indicator must be discarded. The L2 memory system begins to stream corrected data to the requestor.

After it is determined that no data is being transferred, the L2 memory system shifts back to return uncorrected data until the next single-bit error is detected.

For all other single-bit ECC errors detected, the request is flushed from the L2 pipeline and is forced to reissue. The tag bank where the single-bit error occurred, performs a read-modify-write sequence to correct the single-bit error in the array. The request is then reissued.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G