7.2.1. L2 cache bank structure

The L2 cache is partitioned into multiple banks to enable parallel operations. The following levels of banking exist:

Figure 7.1 shows the logical representation of an L2 cache bank structure with a configuration of all possible tag and data bank combinations.

Figure 7.1. L2 cache bank structure

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G