A.14.1. DFT interface

Table A.32 shows the DFT interface signals.

Table A.32. DFT interface signals

SignalTypeDescription
DFTCLKBYPASSInputBypasses the strobe clock register to the L2 RAMs, forcing the L2 RAMs to be tested using CLK as the source clock
DFTCRCLKDISABLEInput

Disables processor clock grid

DFTCXCLKDISABLEInput

Disables NEON and VFP clock grid

DFTL2CLKDISABLEInputDisables L2 clock grid
DFTRAMHOLDInputDisables the RAM chip selects during scan shift
DFTRSTDISABLEInput

Disables internal synchronized reset during scan shift

DFTSEInput

Scan shift enable, forces on the clock grids during scan shift


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412