10.6.2. Miscellaneous debug signals

This section describes miscellaneous debug input and output signals in:

DBGPWRDWNREQ

You must set the DBGPWRDWNREQ signal HIGH before removing power from the core domain. Bit[0] of the Device Powerdown and Reset Status Register reflects the value of this DBGPWRDWNREQ signal.

Note

DBGPWRDWNREQ must be tied LOW if the particular implementation does not support separate core and debug power domains.

DBGPWRDWNACK

This signal indicates to the system that it is safe to bring the core voltage down.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412