7.8. ACP

Accelerator Coherency Port (ACP) is implemented as an AXI3 slave interface that supports the following features:

Note

  • ACP does not support fixed addressing mode to Normal Memory.

  • The Cortex-A15 MPCore processor does not support a 64-bit ACE with a 128-bit ACP.

This section describes ACP in:

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412