7.3. L2 RAM memories

The L2 memory system contains several RAM memories that can be configured to use ECC or parity error detection mechanisms. Any RAM memory that uses ECC support can perform single bit error correction and double bit error detection. Contents of the RAM memories with parity support can invalidate entries if a parity error is detected because this data is associated with read-only structures.

Table 7.3 shows all RAM memories contained in the L2 memory system.

Table 7.3. L2 RAM memories

RAM memoryECC or Parity
L2 tag RAMECC or parity
L2 snoop tag RAMECC
L2 data RAMECC
L2 data ECC RAMECC associated with L2 data RAM
L2 dirty RAMECC
L2 prefetch RAMParity

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412