6.3.4. Non-cacheable fetching

Fetches that occur when the instruction cache is disabled, or from a page with attributes not indicating inner cacheable, do not result in the line entering the instruction cache. Incoming instructions from the L2 cache are stored in the fill buffers until the fetch reaches the end of the cache line or a non-sequential fetch occurs, whichever occurs first. Therefore, multiple repeated fetches from the same address can occur in sequence when a region is not given cacheable attributes.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G