10.4.15. Integration Output Control Register

The DBGITOCTRL characteristics are:

Purpose

Controls signal outputs when bit[0] of the Integration Mode Control Register is set.

Usage constraints

DBGITOCTRL is not accessible on the CP14 interface.

Configurations

Available in all configurations.

Attributes

See the register summary in Table 10.1.

Figure 10.18 shows the DBGITOCTRL bit assignments.

Figure 10.18. DBGITOCTRL bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 10.17 shows the DBGITOCTRL bit assignments.

Table 10.17. DBGITOCTRL bit assignments

BitsNameFunction
[31:4]-Reserved, SBZP.
[3]nPMUIRQ

This bit drives the nPMUIRQ output. When this bit is set to 1, the corresponding nPMUIRQ signal is cleared to 0. The reset value is 0.

[2]CTI PMUIRQ

This bit drives the internal signal equivalent to PMUIRQ that goes from the Performance Monitor Unit (PMU) to the Cross Trigger Interface (CTI). The reset value is 0.

[1]CTI DBGRESTARTED

This bit drives the internal signal that goes from the Debug unit to the CTI to acknowledge success of a debug restart command. The reset value is 0.

[0]CTI DBGTRIGGER

This bit drives the internal signal equivalent to DBGTRIGGER that goes from the Debug unit to the CTI. The reset value is 0.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412