8.3.6. Virtual interface control register descriptions

This section only describes registers whose implementation is specific to the Cortex-A15 MPCore processor. All other registers are described in the ARM Generic Interrupt Controller Architecture Specification. Table 8.12 provides cross references to individual registers.

VGIC Type Register

The GICH_VTR characteristics are:

Purpose

Holds information on number of priority bits, number of preemption bits, and number of List Registers implemented.

Usage constraints

There are no usage constraints.

Configurations

Available if the GIC is implemented.

Attributes

See the register summary in Table 8.12.

Figure 8.7 shows the GICH_VTR bit assignments.

Figure 8.7. GICH_VTR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 8.13 shows the GICH_VTR bit assignments.

Table 8.13. GICH_VTR bit assignments

Bit Name Description
[31:29] PRIbits

Indicates the number of priority bits implemented, minus one:

0x4

Five bits of priority and 32 priority levels.

[28:26]PREbits

Indicates the number of preemption bits implemented, minus one:

0x4

Five bits of preemption and 32 preemption levels.

[25:6]-Reserved, RAZ.
[5:0]ListRegs

Indicates the number of implemented List Registers, minus one:

0x3

Four List Registers.


Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412