8.2.4. Interrupt priority levels

The Cortex-A15 MPCore processor implements a 5-bit version of the interrupt priority field for 32 interrupt priority levels in Secure state.

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412