5.2. TLB organization

The Cortex-A15 MPCore processor implements a 2-level TLB structure. The TLBs, at either the L1 or the L2 level, do not require to be flushed on a context or virtual machine switch. The Cortex-A15 MMU does not support the locking of TLB entries at either Level 1 or Level 2.

This section describes the TLB organization in:

Copyright © 2011-2012 ARM. All rights reserved.ARM DDI 0438G
Non-ConfidentialID080412